Log inSign up free
  • Home
  • Profile
  • Jobs
    • Applications
    • Career
    • Resume
    • Cover letters
  • Content
    • Posts
    • Media
  • Messages
  • Analytics
    • Overview
    • Pages
    • Events
  • Portfolio
  • More tools
    • Hiring
  • Settings
All jobs
KAKandou Ai logo

Kandou Ai

Saint-Sulpice

Advanced R&D - Internship - Communication System Modelling.

INTERNSHIPINTERNENGINEERING

Kandou is redefining AI infrastructure through innovative interconnect technologies that significantly reduce power consumption while maintaining high bandwidth and ultra-low latency. Our mission is to make AI systems more scalable, efficient, and accessible.

 

Today we have one internship position available for max 6 months, in our Advanced R&D, for MSc students in the following area :

 

Communication System Modelling Intern

Please note: This internship is intended for students who are currently enrolled at a university or higher education institution in Switzerland and already based in Switzerland.

 

Internship Background

Modern computing systems increasingly rely on high-speed serial interfaces to transfer large volumes of data between processors, memory devices, and accelerator chips. Simultaneous bidirectional (SBD) signalling enables both ends of a copper channel to transmit and receive data concurrently over the same physical medium, offering a promising path toward higher bandwidth efficiency without increasing the number of interconnects.

 

Project Objectives

The objective of this internship is to investigate circuit and signal-processing techniques that enable simultaneous bidirectional communication over wideband copper serial links. The student will explore methods for separating the locally transmitted signal from the incoming signal while maintaining high data rates and robust link performance.

Specific goals may include:

  • Reviewing the state of the art in simultaneous bidirectional and full-duplex wireline communication systems;

  • Developing behavioural models of wideband copper channels and transceiver architectures;

  • Studying self-interference cancellation techniques in the analog and/or digital domains;

  • Evaluating the impact of channel impairments, mismatch, and non-idealities on link performance;

  • Designing and simulating key building blocks using Python or circuit-level CAD tools;

  • Assessing achievable data rates, energy efficiency, and implementation complexity.

 

Expected Outcomes

At the end of the internship, the student is expected to:

  • Gain hands-on experience in the design and analysis of high-speed wireline communication systems;

  • Develop simulation models for simultaneous bidirectional serial links;

  • Quantify the benefits and challenges associated with full-duplex operation over copper channels;

  • Present the obtained results in a technical report and oral presentation.

 

Depending on the progress and interests of the student, the work may lead to conference or journal publication opportunities.

 

Desired Background

The project is suitable for motivated Master's students in Electrical Engineering, Communications Engineering, or Computer Engineering.

 

Preferred qualifications:

  • Understanding of the building blocks of a digital communication link and factors impacting the link performance (Familiarity with SerDes link components and clock recovery circuits is a plus);

  • Strong background in signal processing, communications;

  • Proficient in at least one of the following programming languages C++, MALTAB, or Python/NumPy;

  • Strong communication and presentation skills.

 

If you recognize yourself in the description above, and love to be part of a growing Company, are a good team player with an upbeat approach to life, we would love to hear from you. Together We Kandou It!

Pay
Not stated
Where
Saint-Sulpice
Work
Not stated
Type
Internship
Posted
19 Aug, 2026
Apply on the original postingSign in to prepare an application

Verified board

more at Kandou Ai.

12 Oct, 2026

Kandou Ai

Customer Platform, SDK & Interoperability Architect - Randa 1.6T AEC Platform

KAKandou Ai logo
  • Full time
  • Remote
  • Engineering

Hyderabad

Remote

Details
12 Oct, 2026

Kandou Ai

Platform Validation Lead / Manager

KAKandou Ai logo
  • Full time
  • Lead
  • Remote
  • Engineering

Hyderabad

Remote

Details
12 Oct, 2026

Kandou Ai

Embedded Software Technical Lead

KAKandou Ai logo
  • Full time
  • Lead
  • Remote
  • Engineering

Hyderabad

Remote

Details

similar roles.

13 Oct, 2026

Fractile

Semiconductor Product Engineer

FRFractile logo
  • Engineering

Taiwan

Salary not listed

Details
12 Oct, 2026

YugabyteDB

Staff Engineer Distributed Storage and Transaction

YUYugabyteDB logo
  • Staff level
  • Engineering

$150k–250k/yr

Sunnyvale, CA

Details
1 Oct, 2026

Atlys

iOS Engineer

ATAtlys logo
  • Full time
  • Engineering

Delhi HQ

Full time

Details
1 Oct, 2026

Atlys

Android Engineer

ATAtlys logo
  • Full time
  • Engineering

Delhi HQ

Full time

Details
24 Sep, 2026

Atlys

Research Engineer

ATAtlys logo
  • Full time
  • Engineering

Delhi HQ

Full time

Details
23 Sep, 2026

Atlys

Backend Engineer

ATAtlys logo
  • Full time
  • Engineering

Delhi HQ

Full time

Details