Log inSign up free
  • Home
  • Profile
  • Jobs
    • Applications
    • Career
    • Resume
    • Cover letters
  • Content
    • Posts
    • Media
  • Messages
  • Analytics
    • Overview
    • Pages
    • Events
  • Portfolio
  • More tools
    • Hiring
  • Settings
All jobs
ALAstera Labs logo

Astera Labs

San Jose

Firmware Engineer Tech Lead.

LEADENGINEERING$160K–240K/YR

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Job Description:

The mission of this role is to architect and develop firmware and microcontroller subsystems for Astera Labs’ SoC and systems products. Firmware is responsible for implementing the major differentiating features of Astera Labs’ products. As such, firmware is considered equally important to the hardware, and the firmware team is often customer-facing accordingly to ensure the customer's needs are fully comprehended.

Basic qualifications:

  • Strong academic and technical background in electrical engineering. At a minimum, a Bachelor’s in EE or Computer Science is required.
  • Minimum 5 years' experience supporting or developing complex SoC/silicon products for Server, Storage, and/or Networking applications.
  • Experience developing firmware to execute with on-chip microcontrollers and C-language software development kits (SDKs) to execute on system host CPUs and embedded microprocessors.
  • Experience working with logic designers to implement and test HW-SW interfaces on complex SoCs.
  • Professional attitude with the ability to prioritize a dynamic list of multiple tasks, and to work with minimal guidance and supervision.
  • Entrepreneurial, open-minded behavior and can-do attitude. Think and act fast with the customer in mind!
  • Can start immediately.

Required experience:

  • High level of proficiency in C (preferred) or C++, including development of C-based SDKs and firmware.
  • Experience developing boot-ROM and familiarity working in pre-Silicon environments (Simulation and emulation).
  • Experience with secure boot flows (authentication, attestation & standards like DICE, Caliptra) is an asset.  
  • Proficient in Python for scripting.
  • Ability to design, implement, and write unit-level tests.
  • Working knowledge of software build environments, gcc/make.
  • Experience with developer workflows, SCM (preferably git), code reviews, CI.
  • Familiarity with SoC interfaces to various HW blocks, on-chip memory interfaces, and other similar interfaces that are common to chip design.

Preferred experience:

  • Firmware development experience using RTOS.

Base salary range is $160,000 to $240,000 depending on experience, level, and business need. This role is eligible for discretionary bonus, incentives and benefits.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Pay
$160k–240k/yr
Where
San Jose · California · United States
Work
Not stated
Type
Not stated
Posted
11 Mar, 2026
Apply on the original postingSign in to prepare an application

Verified board

more at Astera Labs.

13 Oct, 2026

Astera Labs

Tech Lead Analog Mixed-Signal IC Layout Engineer

ALAstera Labs logo
  • Lead
  • Engineering

Singapore, Singapore

Salary not listed

Details
13 Oct, 2026

Astera Labs

Teach Lead Physical Design Engineer

ALAstera Labs logo
  • Lead
  • Engineering

Singapore, Singapore

Salary not listed

Details
13 Oct, 2026

Astera Labs

Senior Manager, Global Safety & Security

ALAstera Labs logo
  • Lead
  • Security

$180k–230k/yr

San Jose +2

Details

similar roles.

13 Oct, 2026

DDN

VP, Sales Engineering - EMEA

DDDDN logo
  • Full time
  • Leadership
  • Remote
  • Engineering

London Office

Remote

Details
13 Oct, 2026

Motus

Vehicle Support Specialist

MOMotus logo
  • Engineering

United States

Salary not listed

Details
13 Oct, 2026

Delinea

Senior Software Engineer – JIT Proxy

DEDelinea logo
  • Full time
  • Senior level
  • Engineering

$95k–105k/yr

Mexico City

Details
13 Oct, 2026

Delinea

Senior Software Development Engineer - Conduit

DEDelinea logo
  • Full time
  • Senior level
  • Engineering

$95k–105k/yr

Mexico City

Details
13 Oct, 2026

Delinea

Salesforce Developer

DEDelinea logo
  • Full time
  • Remote
  • Engineering

$110k–125k/yr

U.S. Remote

Details
13 Oct, 2026

Judi Health

Developer - Atlassian Process Engineering

JHJudi Health logo
  • Engineering

Charlotte, North Carolina, United States +2

Salary not listed

Details