Log inSign up free
  • Home
  • Profile
  • Jobs
    • Applications
    • Career
    • Resume
    • Cover letters
  • Content
    • Posts
    • Media
  • Messages
  • Analytics
    • Overview
    • Pages
    • Events
  • Portfolio
  • More tools
    • Hiring
  • Settings
All jobs
ALAstera Labs logo

Astera Labs

San Jose

Senior Digital Design Engineer.

SENIOR LEVELENGINEERING

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

 

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com. 

Job Description 

We are looking for Digital Design Engineers with experience developing micro-architecture and implementation of the front-end circuit design, including RTL, synthesis, IP integration for high performance network controllers. The candidate is preferred to have knowledge of communication/interface protocols such as PCI-Express (Gen-3 and above), Ualink, Esun, Ethernet etc. 

Basic Qualifications: 

  • Strong academic and technical background in electrical engineering. A Bachelor’s degree in EE is required, and a Master’s degree is preferred. 
  • Professional attitude with the ability to prioritize a dynamic list of multiple tasks. 
  • Entrepreneurial, open-mind behavior and can-do attitude. 
  • Authorized to work in the US and start immediately. 

Required Experience: 

  • Hands-on, prefer knowledge of high-speed protocols like PCIe, Ualink, Esun, Ethernet, etc. 
  • Proven front end design skill – architecture, RTL, simulations and synthesis 
  • Experience with Synopsys and/or Cadence digital design tools/flows 
  • Knowledge of design for test (DFT) 
  • Familiarity with UVM based design verification 
  • Silicon bring-up and debug experience 

Preferred Experience: 

  • Scripting with Python or other equivalent programming languages. 
  • Development/support for PCIe or Ethernet Switch products. 

 

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Pay
Not stated
Where
San Jose · California · United States
Work
Not stated
Type
Not stated
Posted
28 Sep, 2026
Apply on the original postingSign in to prepare an application

Verified board

more at Astera Labs.

13 Oct, 2026

Astera Labs

Tech Lead Analog Mixed-Signal IC Layout Engineer

ALAstera Labs logo
  • Lead
  • Engineering

Singapore, Singapore

Salary not listed

Details
13 Oct, 2026

Astera Labs

Teach Lead Physical Design Engineer

ALAstera Labs logo
  • Lead
  • Engineering

Singapore, Singapore

Salary not listed

Details
13 Oct, 2026

Astera Labs

Senior Manager, Global Safety & Security

ALAstera Labs logo
  • Lead
  • Security

$180k–230k/yr

San Jose +2

Details

similar roles.

7 Oct, 2026

Oath

Senior Accounting Engineer

OAOath logo
  • Full time
  • Senior level
  • Remote
  • Engineering

United States

Remote

Details
7 Oct, 2026

Oath

Senior Accounting Engineer

OAOath logo
  • Full time
  • Senior level
  • Remote
  • Engineering

United States

Remote

Details
17 Jul, 2026

Oath

Accounting Engineer

OAOath logo
  • Full time
  • Remote
  • Engineering

United States

Remote

Details
9 Oct, 2026

OpenGov

Senior Software Engineer

OPOpenGov logo
  • Contract
  • Senior level
  • Engineering

India +1

Contract

Details
6 Oct, 2026

OpenGov

Software Engineer III

OPOpenGov logo
  • Contract
  • Engineering

India +1

Contract

Details
6 Oct, 2026

OpenGov

Sr. Software Engineer

OPOpenGov logo
  • Contract
  • Senior level
  • Engineering

India +1

Contract

Details