Log inSign up free
  • Home
  • Profile
  • Jobs
    • Applications
    • Career
    • Resume
    • Cover letters
  • Content
    • Posts
    • Media
  • Messages
  • Analytics
    • Overview
    • Pages
    • Events
  • Portfolio
  • More tools
    • Hiring
  • Settings
All jobs
APAnello Photonics logo

Anello Photonics

Santa Clara, CA

Senior FPGA Design Engineer.

SENIOR LEVELENGINEERING

ABOUT ANELLO PHOTONICS:

ANELLO Photonics http://www.anellophotonics.com is a leading-edge technology company based in Santa Clara, CA. The company has developed integrated photonic system-on-chip and AI technology for next generation navigation.  At the core is ANELLO's SIPHOG™ gyroscope, based on its patented photonic integrated circuit technology. The result is a product that is higher performance, much smaller size and weight and power, at a fraction of the cost of traditional gyros used in industrial, aerospace and military applications (SWAP-C). Our products enable reliable and accurate navigation and positioning for manned and autonomous applications, including in GPS-Denied environments. Anello is currently shipping product to a growing list of customers in the Construction, Farming, Trucking, Unmanned Aerial Vehicles, Autonomous Vehicles, and National Security segments.  

POSITION SUMMARY:

ANELLO is seeking an experienced Senior FPGA Design Engineer to lead new product FPGA-based hardware development for advanced electronic products and embedded systems. This role requires strong expertise in FPGA architecture, RTL design, hardware validation, and board-level product development, including hands-on experience with PCBA design and system integration.

The ideal candidate has a strong background and can lead FPGA and hardware designs from concept through production, working closely with electrical, firmware, software, manufacturing, and test teams to deliver reliable, manufacturable products.

KEY RESPONSIBILITIES

FPGA Design & Development

  • Design, implement, simulate, and debug FPGA solutions using Verilog, SystemVerilog, or VHDL.
  • Develop high-performance digital architectures including data acquisition, signal processing, communication interfaces, and embedded control systems.
  • Integrate and optimize vendor and third-party IP, perform timing closure, resource utilization, and power optimization.
  • Support FPGA bring-up, hardware debugging, and system integration using standard lab instrumentation.

Verification & Validation

  • Develop simulation environments and verification methodologies for FPGA validation.
  • Perform functional verification, hardware testing, troubleshooting, and root-cause analysis.
  • Create automated test procedures, validation plans, and supporting documentation.

Hardware & Product Development

  • Participate in schematic reviews, component selection, PCB/PCBA development, and board-level architecture decisions.
  • Collaborate on high-speed digital design, signal integrity, power distribution, clocking, and EMC/EMI considerations.
  • Support prototype builds, manufacturing introduction, and production ramp activities.

Cross-Functional Collaboration

  • Work closely with fw, sw, systems, mechanical, mfg, and test engi teams throughout the PLC.
  • Develop technical documentation incl requirement/specs, test procedures, and design reports.
  • Participate in design reviews, risk assessments, field issue investigations, and continuous product improvement efforts.

QUALIFICATIONS:

  • BSEE or MSEE, CE or related field;
  • 8+ yrs of FPGA and embedded hardware development. Simulation, verification, HW debugging
  • Strong proficiency in Verilog, SystemVerilog, or VHDL.
  • Experience w/FPGA platforms and toolchains ie. AMD/Xilinx, Intel/Altera, Lattice, or Microchip
  • Experience with FPGA simulation, verification, and hardware debugging.
  • Solid understanding of digital electronics, high-speed interfaces, embedded systems, and electronic product development.
  • Experience supporting products from prototype through production. 

Nice to have’s

  • Experience with DDR memory, PCIe, Ethernet, USB, SPI, I2C, UART, CAN, DSP, or real-time signal processing applications.
  • Experience with embedded processors and SoC FPGA platforms.
  • Familiarity with Altium, Cadence Allegro, OrCAD, or similar schematic and PCB design tools.
  • Knowledge of DFM/DFT, manufacturing test development, EMC compliance, and production test methodologies.
  • Experience with low-power, industrial, or ruggedized embedded systems.

Additional Attributes

  • Hands-on engineer with strong FPGA, hardware, and system-level problem-solving skills.
  • Excellent troubleshooting and root-cause analysis capabilities.
  • Ability to balance technical execution with product goals, schedules, and business priorities.
  • Strong communication, collaboration, ownership, and accountability.
  • Applicants must be authorized to work in the United States without sponsorship. (U.S. citizenship or Perm Residence) 
Pay
Not stated
Where
Santa Clara, CA
Work
Not stated
Type
Not stated
Posted
5 Jun, 2026
Apply on the original postingSign in to prepare an application

Verified board

more at Anello Photonics.

6 Apr, 2026

Anello Photonics

Sr Director Business Development - Defense/Government Programs (Autonomy & Navigation Systems)

APAnello Photonics logo
  • Leadership
  • Sales & Marketing

Santa Clara +4

Salary not listed

Details
19 Jun, 2025

Anello Photonics

Senior Systems Engineer

APAnello Photonics logo
  • Senior level
  • DevOps & Infra

Santa Clara, CA

Salary not listed

Details
29 Jun, 2026

Anello Photonics

Senior Opto-Mechanical Design Engineer

APAnello Photonics logo
  • Senior level
  • Engineering

Santa Clara, CA

Salary not listed

Details

similar roles.

17 Aug, 2026

New York ISO

Senior Windows Administrator

NYNew York ISO logo
  • Full time
  • Senior level
  • Engineering

Rensselaer +2

Full time

Details
11 Aug, 2026

New York ISO

Senior Software Engineer (Python)

NYNew York ISO logo
  • Full time
  • Senior level
  • Engineering

Rensselaer +2

Full time

Details
7 Aug, 2026

New York ISO

Senior Software Engineer

NYNew York ISO logo
  • Full time
  • Senior level
  • Engineering

Rensselaer +2

Full time

Details
13 Aug, 2026

New York ISO

Senior Planning Engineer, Resource Planning

NYNew York ISO logo
  • Senior level
  • Engineering

Rensselaer +2

Salary not listed

Details
12 Aug, 2026

New York ISO

Senior Operations Engineering Engineer

NYNew York ISO logo
  • Full time
  • Senior level
  • Engineering

Rensselaer +2

Full time

Details
1 Apr, 2026

New York ISO

Senior Market Solutions Engineer

NYNew York ISO logo
  • Full time
  • Senior level
  • Engineering

Rensselaer +2

Full time

Details