Log inSign up free
  • Home
  • Profile
  • Jobs
    • Applications
    • Career
    • Resume
    • Cover letters
  • Content
    • Posts
    • Media
  • Messages
  • Analytics
    • Overview
    • Pages
  • Portfolio
  • More tools
    • Hiring
  • Settings
All jobs
ECEfficient Computer logo

Efficient Computer

San Francisco, Bay Area

Physical Design - CAD Lead.

SENIOR LEVELDESIGN$180K–260K/YR

Efficient Computer is rethinking computing from the ground up to solve one of AI's biggest challenges: energy. Our Fabric architecture delivers a 10–100x improvement in energy efficiency for general-purpose computation, including AI, while supporting familiar programming languages and software frameworks—unlocking new possibilities for autonomous machines, intelligent infrastructure, wearables, and space systems. With our first processor, Electron E1, now shipping in volume and more than $97 million in Series B financing recently announced, we're accelerating customer deployments and scaling our architecture to data center performance. Join us to build the hardware and software that bring intelligence wherever it's needed and help shape the next generation of computing.

 Efficient is seeking a CAD Lead - PD flows/infrastructure  to join our growing team. The ideal CAD Lead would have worked on significant portion of the full gamut of Physical Design flows and flow infrastructure (flowtracer etc).  This role is in a newly formed hardware engineering group and is the seed hire for this discipline. You will get to setup CAD flows and infra from scratch and influence and shape this aspect in the future.

This is a unique opportunity to get in at the early stages of a hardware engineering organization and have influence on our products as we move from initial stages of product development to market release and scaled volume production. Join our team and help us shape the future of computing at the edge and beyond!

Key Responsibilities

  • Drive and develop PD flows, methodology for state of the art finfet and multi patterning  based technologies from scratch in Cadence Tempus or Synopsys Primetime.
  • Help develop repeatable, predictable , design and process agnostic PD flows.
  • Develop state of the art flow infrastructure to enable consistent and rapid design under tight schedule constraints for multiple product lines in the energy efficient edge AI computing market.
  • Work closely with PD team leads to propose and develop end to end build and signoff flows.
  • Build regression frameworks for ensuring high quality flows and achieve hardware engineering vision of spending 90% or more time on actual design tasks and NOT wrestling with tools.
  • Develop collateral quality checking utils to ensure high design efficiency.
  • Develop and deploy a unified environment for specifying all collaterals (stdcell, memory, PDK, hardips…)  and all flow dependencies (cycle time, PVTRC corners, per flow design and process dependent configuration).
  • Work with 3rd party vendor resources and coordinate their work.
  • Continuously work on improving flow consistency and efficiency in the context of multiple product lines.

Required Qualifications

  • Master's degree in Electrical Engineering with 5+ years of industry experience or PhD in Electrical Engineering with 3+ years of industry experience
  • Strong python other scripting programming skills.
  • Experience in developing workflow orchestration infrastructure or tools for hardware development (Airflow, flowtracer etc)
  • Familiarity with kubernetes and containerization
  • Experience implementing regression frameworks
  • SQL or other database proficiency (MongoDB ..)
  • Intimate knowledge of hardware design workflows for Physical Design and RTL/DV.
  • Excellent scripting skills in TCL, shell and python.

Desired Qualifications & Experience Requirements

  • Experience in full chip RTL/DV and PD flows.
  • Knowledge of circuit design, device physics, deep sub-micron technology, and SOI technology and its implications to physical design
  • Proficiency with industry-grade physical design flow and hands-on building CAD flow infrastructure for PD engineers.
  • Definition of design constraints for static timing analysis (synthesis, pre/post‑cts, sign‑off) and corners/voltage definitions.
  • Experience in integrating analog or mixed-signal macro on top-level design.
  • Experience in verifying IP collaterals.

We offer a competitive base salary for this role, generally ranging from $180,000 to $260,000, plus a 10% annual bonus, meaningful equity, and comprehensive benefits. Final compensation will depend on experience, level, and location, with flexibility for the right candidate.

Why Join Efficient?

Build what's next. At Efficient, you'll tackle big challenges with room to take ownership and make an impact. We back you with competitive pay, equity, a 401(k) match, company-paid benefits, paid parental leave, and flexibility—plus opportunities to grow your skills and career as we scale.

Pay
$180k–260k/yr
Where
San Francisco, Bay Area · Pittsburgh, PA · Austin, TX
Work
Not stated
Type
Not stated
Posted
20 Feb, 2026
Apply on the original postingSign in to apply

Unverified board

more at Efficient Computer.

19 Oct, 2026

Efficient Computer

Supply Chain Manager

ECEfficient Computer logo
  • Data & ML

$110k–160k/yr

San Fransisco, Bay Area +2

Details
1 Sep, 2026

Efficient Computer

Staff Digital Verification Engineer

ECEfficient Computer logo
  • Engineering

$160k–245k/yr

San Francisco, Bay Area +2

Details
30 Sep, 2026

Efficient Computer

Software Technical Program Manager

ECEfficient Computer logo
  • Product

$200k–260k/yr

Austin +6

Details

similar roles.

22 Oct, 2026

LLNL

Design Drafter/Designer

LLLLNL logo
  • Full time
  • Design

$43–63/hr

Livermore, us

Details
22 Oct, 2026

LLNL

Mechanical Design Drafter/Designer

LLLLNL logo
  • Full time
  • Design

$43–63/hr

Livermore, us

Details
30 Sep, 2026

kla.com

ECAD Librarian (PCB Designer / ECAD Technician)

KCkla.com logo
  • Design

$57.8k–84.8k/yr

USA-MI-Ann Arbor-KLA, United States of America

Details
12 Oct, 2026

Nidec

Material Handling & Packaging Designer

NINidec logo
  • Design

North America +3

Salary not listed

Details
22 Oct, 2026

Healthcare

Bilingual 3Shape Specialist Designer.

HEHealthcare logo
  • Design

Location not stated

Salary not listed

Details
22 Oct, 2026

Lazboy

Interior Designer

LALazboy logo
  • Design

O'Fallon, IL

Salary not listed

Details