Log inSign up free
  • Home
  • Profile
  • Jobs
    • Applications
    • Career
    • Resume
    • Cover letters
  • Content
    • Posts
    • Media
  • Messages
  • Analytics
    • Overview
    • Pages
  • Portfolio
  • More tools
    • Hiring
  • Settings
All jobs
SIsifive logo

sifive

Cambridge

Staff RTL Design Engineer - CPU Midcore.

ENGINEERING
About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive’s unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, data center, mobile, and consumer. With SiFive, the future of RISC-V has no limits. At SiFive, we are always excited to connect with talented individuals, who are just as passionate about driving innovation and changing the world as we are. Our constant innovation and ongoing success is down to our amazing teams of incredibly talented people, who collaborate and support each other to come up with truly groundbreaking ideas and solutions. Solutions that will have a huge impact on people's lives; making the world a better place, one processor at a time. Are you ready? To learn more about SiFive’s phenomenal success and to see why we have won the GSA’s prestigious Most Respected Private Company Award (for the fourth time!), check out our website and Glassdoor pages. Job Description: The Role: As a CPU Microarchitecture/RTL design engineer at SiFive, you will be part of a team of engineers who are passionate about designing industry-leading CPU cores, based on the revolutionary open-source RISC-V architecture. We are looking for people who are as excited as we are about working in a fast-paced dynamic environment to bring new hardware IP to market quickly, with high quality and exceptional performance. Responsibilities Architect, design and implement new features, performance improvements, and ISA extensions in RISC-V CPU core generators using Chisel. Integrate new design content into SiFive’s Chisel/FIRRTL framework and contribute to improvements to that framework to enable automatic configuration/generation of documentation, verification testbenches and tests, and packaged software. Perform initial sandbox verification, and work with the design verification team to create and execute thorough verification test plans. Work with the physical implementation team to implement and optimize physical design to meet frequency, area, and power goals. Collaborate with the performance modeling team for performance exploration and optimization to meet performance goals. Microarchitecture development and specification. Ensure that knowledge is shared via great documentation and participation in a culture of collaborative design. Requirements BS/MS degree in computer science, computer engineering, electrical engineering or related field, or equivalent experience. 5+ years of design experience. Academic or professional experience with CPU RTL design. Proficiency in hardware (RTL) design in Verilog, System Verilog, or VHDL. Strong software engineering skills/background, including: Object-oriented, aspect-oriented, and particularly functional programming Templated metaprogramming, in any language Compiler infrastructures, particularly for domain-specific languages Data modeling, particularly intermediate representations for optimizing or transforming compiler passes Test-driven development, particularly ability to write adaptive unit tests Attention to detail and a focus on high-quality design. Ability to work well with others and share the belief that engineering is teamwork. Nice-to-haves Experience with Scala/Chisel, Bluespec, or some other language/DSL for expressing configurable hardware via software. Knowledge of RISC-V architecture. Expertise in CPU processor designs in one or more of the following areas is a plus: instruction decode; register renaming, reorder buffer, and instruction scheduling; vector units; load-store unit. Knowledge of verification principles, testbenches, UVM, and coverage. Experience with Git/Github, Jira, Confluence. Additional Information: This position requires a successful background and reference checks and satisfactory proof of your right to work in: United Kingdom Any offer of employment for this position is also contingent on the Company verifying that you are a authorized for access to export-controlled technology under applicable export control laws or, if you are not already authorized, our ability to successfully obtain any necessary export license(s) or other approvals. SiFive is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees. Championed by leaders who chose to make a real difference, SiFive led the RISC-V revolution—creating a tremendous wave with the strength to remove economic hurdles and create opportunities for all. Now that we’ve made history, you have the opportunity to write the future. If you love to be challenged, you can join the best of the best and get rewarded for doing something that truly matters.
Pay
Not stated
Where
Cambridge · United Kingdom
Work
Not stated
Type
Not stated
Posted
11 Apr, 2026
Apply on the original postingSign in to apply

Verified board

more at sifive.

8 Apr, 2026

sifive

Strategic Sales Director

SIsifive logo
  • Leadership
  • Sales & Marketing

Santa Clara +2

Salary not listed

Details
8 Apr, 2026

sifive

Director of Sales, Commercial Accounts

SIsifive logo
  • Leadership
  • Sales & Marketing

Santa Clara +2

Salary not listed

Details
9 Apr, 2026

sifive

Performance Architect

SIsifive logo
  • Senior level
  • Engineering

Hsinchu +1

Salary not listed

Details

similar roles.

30 Sep, 2026

Finning

Workshop Plant Fitter

FIFinning logo
  • Full time
  • Engineering

Dublin +2

Full time

Details
30 Sep, 2026

Finning

Mobile Plant Fitter

FIFinning logo
  • Full time
  • Engineering

Dublin +2

Full time

Details
22 Oct, 2026

UK Atomic Energy Authority

Magnets Engineering Manager

UAUK Atomic Energy Authority logo
  • Full time
  • Leadership
  • Engineering

Nottinghamshire, gb

Full time

Details
22 Oct, 2026

UK Atomic Energy Authority

Magnets Technology Development Lead

UAUK Atomic Energy Authority logo
  • Full time
  • Senior level
  • Engineering

Culham, gb

Full time

Details
22 Oct, 2026

Lilly

Associate Director – Biologics Process Engineering, Lilly Medicine Foundry

LILilly logo
  • Leadership
  • Engineering

Location not stated

Salary not listed

Details
22 Oct, 2026

Lilly

Server Virtualization Platform Operations Engineer

LILilly logo
  • Engineering

US, Indianapolis IN

Salary not listed

Details