Log inSign up free
  • Home
  • Profile
  • Jobs
    • Applications
    • Career
    • Resume
    • Cover letters
  • Content
    • Posts
    • Media
  • Messages
  • Analytics
    • Overview
    • Pages
  • Portfolio
  • More tools
    • Hiring
  • Settings
All jobs
CCCelero Communications logo

Celero Communications

Vancouver

Principal Analog Design Engineer.

STAFF LEVELENGINEERING

Are you an Analog Design Engineer passionate about building the high-speed interconnect technology powering the next generation of AI? Join our fast-growing semiconductor startup and help develop disruptive mixed-signal solutions that enable tomorrow's AI infrastructure. We are seeking experienced Analog Design Engineers to architect, design, and deliver high-performance analog and mixed-signal circuits for next-generation transceivers and other critical high-speed functions. This is an opportunity to work alongside a world-class engineering team, tackle challenging design problems in advanced process technologies, and make a direct impact on innovative products from architecture through silicon.

Locations: Irvine, CA (HQ) | San Jose, CA | Vancouver, BC | Ottawa, ON

What You Will Do:
• High speed analog circuit design, such as high-speed broadband amplifiers (VGA, CTLE, DRV, etc.)
• Clock generation and distribution (VCOs, PLL, clock distribution, etc.)
• Fundamental analog blocks (bandgap references, LDOs, temp sensors, etc.)
• New techniques for the development of next generation optical transceiver
• Design of custom passive components, from concept to silicon implementation
• Supervise analog layouts within advanced process nodes
• System verification and circuit design spec creation
• Silicon bring-up, debug and support
• Team communication and documentation 

What You Will Bring: 
• Master’s degree and/or PhD in Electrical Engineering or related fields with 5+ years of experience
• Should have strong analog design fundamentals and experience in designing analog circuit blocks for broadband amplification, clock generation and distribution, and/or fundamental analog blocks
• Experience with analog design and verification tools (Virtuoso, Spectre, ADE, and post layout extraction tools) is a must
• Experience in advance CMOS design and verification flows (tools to evaluate self-heating, electromigration, safe operating area)
• Experience with electromagnetic simulation tools (EMX, Momentum, HFSS or other) is a plus
• Knowledge of the fundamentals on electromagnetism, lump models, and high frequency design
• Good understanding of analog layouts in FinFET and its effect on high-speed designs is a plus
• Strong communication and documentation skills

Pay
Not stated
Where
Vancouver · British Columbia · Canada
Work
Not stated
Type
Not stated
Posted
17 Aug, 2026
Apply on the original postingSign in to apply

Unverified board

more at Celero Communications.

31 Jul, 2026

Celero Communications

Sr. Principal Application Engineer

CCCelero Communications logo
  • Staff level
  • Engineering

$175k–225k/yr

Irvine +2

Details
21 Oct, 2026

Celero Communications

Senior ASIC Design Engineer - DSP/Analog/SerDes

CCCelero Communications logo
  • Senior level
  • Engineering

$150k–250k/yr

Irvine, CA

Details
21 Oct, 2026

Celero Communications

Senior ASIC Design Engineer - DSP/Analog/SerDes

CCCelero Communications logo
  • Senior level
  • Engineering

$150k–250k/yr

San Jose, CA

Details

similar roles.

14 Oct, 2026

Celsius

Integrations Solutions Architect

CECelsius logo
  • Full time
  • Senior level
  • Engineering

Boca Raton +2

Full time

Details
23 Oct, 2026

Cambridge Design Partnership

Design Verification Engineer

CDCambridge Design Partnership logo
  • Engineering

Cambridge +2

Salary not listed

Details
23 Oct, 2026

Cambridge Design Partnership

Consultant Manufacturing Engineer

CDCambridge Design Partnership logo
  • Engineering

Cambridge +2

Salary not listed

Details
3 Jun, 2026

Cellply

Field Service Engineer

CECellply logo
  • Full time
  • On-site
  • Engineering

Bologna +2

On-site

Details
24 Oct, 2026

Hlb

Automation Engineer

HLHlb logo
  • Engineering

PJC-PJ City +1

Salary not listed

Details
24 Oct, 2026

Hlb

Manager - Business & Corporate Banking (Civil & Structural Engineering Specialist)

HLHlb logo
  • Engineering

HLT-Hong Leong Tower +1

Salary not listed

Details