Cambridge, UK | Full-time | Permanent | Hybrid
Salary: £90,000 to £115,000 DOE + Bonus + Benefits
The salary range for this role is broad, as we are able to consider varying levels of experience. Any offer made will carefully take into account level of experience (including relevant industry experience), transferable relevant skills and previous relevant achievements.
We will also consider part-time applications for this role. Please indicate your preferred working schedule in your cover letter.
About us
Riverlane’s mission is to master quantum error correction (QEC) and unlock a new age of human progress. From advances in material and climate science, to complex chemistry simulation for new drug design, quantum computers will help humanity solve some of its most important challenges. But without QEC, the industry’s defining technical challenge, such breakthroughs can never be achieved. Riverlane is the world leader in QEC technology. QEC is a complex problem that requires a range of skills, talent and passion.
Having raised more than $125M in funding to date to accelerate our cutting-edge R&D in quantum error correction (QEC), Riverlane partners with many of the world’s leading quantum hardware providers and government agencies to make fault-tolerant quantum computing a reality. We’re making remarkable progress and growing fast.
About the role
As a Staff Verification Engineer at Riverlane, you will take ownership of verification across block, subsystem, and multi-FPGA system-level designs. Collaborating closely with hardware designers and embedded software engineers, you will deliver systems that are fully verified, high-performing, and trusted.
With visibility across the entire stack, you will partner closely with the Lead Verification Engineer to define and deliver the verification strategy - from early design discussions through to full system-level validation - ensuring every part of our technology meets the highest standards of performance and reliability.
You do not need a background in quantum computing! You will learn this along the way.
What you will do
As a key member of our verification team, you will:
- Own the strategy and execution for block-level, subsystem, and multi-FPGA system designs.
- Develop scalable UVM-based testbenches that push the boundaries of performance across multiple FPGAs and configurations, ensuring our systems behave flawlessly in real-world conditions.
- Drive verification efforts with a sharp focus on risk, coverage, and system-level behaviour, setting the bar for quality and establishing best practices that elevate the wider team.
- Make pragmatic trade-offs to maintain world-class quality, while keeping pace with innovation, directly shaping the reliability and impact of Riverlane’s cutting-edge technology.
What we need
Strong hands-on expertise in SystemVerilog and UVM.
- Experience verifying complex FPGA designs and integrations.
- Proven ability to debug across RTL, simulation, and hardware.
- Ability to work effectively with ambiguity and changing requirements.
- Demonstrable commercial experience in functional verification, including ownership of verification planning and strategy.
- Exposure to different programming languages, such as C, C++ and Python.
- A proactive person who can independently define the scope of work.
- A collaborative person with excellent communication skills, who actively shares (and listens to) constructive feedback.
Even better if you have…
- Formal verification experience.
- Experience mentoring junior verification engineers.
What can you expect from us
- A comprehensive benefits package that includes an annual bonus plan, private medical insurance, life insurance, and a contributory pension scheme
- Equity, so that our team can share in the long-term success of Riverlane
- 28 days annual leave, plus bank holidays and enhanced family leave
- A diverse work environment that brings together experts in many fields (including software and hardware development, quantum information theory, physics and maths) and over 20 different nationalities
- A learning environment that encourages individual, team and company growth and development, including a regular programme of learning events and training and conference budgets
How to apply
Please upload a CV and covering letter by clicking 'Apply'. Your covering letter should explain why you are applying for the job and what skills and experience you can bring to the role.
We review CVs as we receive them and interview as soon as we have applications that look like a good match. We do not use closing dates. So, please apply as soon as possible to avoid missing out on this role.
If you have any queries, please contact jobs@riverlane.com.
Everyone is welcome at Riverlane. We are an equal opportunities employer and encourage applications from eligible and suitably qualified candidates regardless of age, disability, ethnicity, gender, gender reassignment, religion or belief, sexual orientation, marital or civil partnership status, or pregnancy and maternity/paternity.
Women and other underrepresented groups may be less likely to apply for a role unless they meet all or nearly all of the requirements. If this applies to you, we still encourage you to apply - you may be a great fit, even if you don’t meet every single qualification. We’d love to hear from you.
If you need any adjustments made to the application or selection process so you can do your best, please let us know. We will be happy to help.
GDPR notice: Riverlane collects and processes personal data in accordance with applicable data protection laws. If you are a European Job Applicant see the privacy notice for further details.