Log inSign up free
  • Home
  • Profile
  • Jobs
    • Applications
    • Career
    • Resume
    • Cover letters
  • Content
    • Posts
    • Media
  • Messages
  • Analytics
    • Overview
    • Pages
  • Portfolio
  • More tools
    • Hiring
  • Settings
All jobs
VOVoltai logo

Voltai

Palo Alto Office

Post-Silicon Validation Engineer.

FULL TIMEENGINEERING

About Voltai

Voltai is developing world models, and agents to learn, evaluate, plan, experiment, and interact with the physical world. We are starting out with understanding and building hardware; electronics systems and semiconductors where AI can design and create beyond human cognitive limits.

About the Team

Backed by Silicon Valley’s top investors, Stanford University, and CEOs/Presidents of Google, AMD, Broadcom, Marvell, etc. We are a team of previous Stanford professors, SAIL researchers, Olympiad medalists (IPhO, IOI, etc.), the inventors of IC3 and the Murphi verification system, CTOs of Synopsys & GlobalFoundries, Head of Sales & CRO of Cadence, former US Secretary of Defense, National Security Advisor, and Senior Foreign-Policy Advisor to four US presidents.

About this Role

You'll make sure first silicon works. You'll own bring-up and validation on real silicon programs with leading semiconductor companies while helping Voltai's AI learn from what happens after tapeout.

What You’ll Do

  • Plan and execute post-silicon bring-up and validation for SoCs and IP.

  • Develop validation content, test plans, and automated test infrastructure.

  • Debug silicon failures across logic, timing, power, and system interactions.

  • Correlate silicon results with pre-silicon simulation, emulation, and formal results.

  • Work with design, DFT, and product engineering teams to drive root cause and fixes.

  • Capture silicon learnings that feed back into Voltai's models and verification flows.

What We’re Looking For

  • 5+ years of post-silicon validation or bring-up experience.

  • Hands-on lab experience with oscilloscopes, logic analyzers, JTAG, and debug tools.

  • Strong Python and C/C++ for test automation.

  • Experience with high-speed interfaces (PCIe, DDR, Ethernet, or similar).

  • Systematic debug skills across hardware and software.

Bonus Points

  • Experience with silicon characterization and yield.

  • Background in pre-silicon verification.

  • Interest in AI-assisted design tools.

Pay
Not stated
Where
Palo Alto Office
Work
Not stated
Type
Full time
Posted
19 Oct, 2026
Apply on the original postingSign in to apply

Verified board

more at Voltai.

19 Oct, 2026

Voltai

Emulation & FPGA Prototyping Engineer

VOVoltai logo
  • Full time
  • Engineering

Palo Alto Office

Full time

Details
19 Oct, 2026

Voltai

CAD & Flow Methodology Engineer

VOVoltai logo
  • Full time
  • Engineering

Palo Alto Office

Full time

Details
19 Oct, 2026

Voltai

Low-Power Design Engineer

VOVoltai logo
  • Full time
  • Engineering

Palo Alto Office

Full time

Details

similar roles.

19 Oct, 2026

lnw.com

Back-End Software Engineer

LClnw.com logo
  • Engineering

Pune, India

Salary not listed

Details
19 Oct, 2026

Bosch Group

Build & Artifact_Engineer_EPS1

BGBosch Group logo
  • Full time
  • Engineering

hosur road bangalore, in

Full time

Details
19 Oct, 2026

Bosch Group

Purchasing Engineering Smart Start

BGBosch Group logo
  • Part time
  • Engineering

Yunusemre, tr

Part time

Details
19 Oct, 2026

Asana

Staff Software Engineer, Query and Access Control

ASAsana logo
  • Staff level
  • Engineering

Reykjavík

Salary not listed

Details
19 Oct, 2026

Appnovation Technologies

Technical Lead

ATAppnovation Technologies logo
  • Senior level
  • Engineering

Toronto

Salary not listed

Details
19 Oct, 2026

Rimkus

Vehicle Accident Reconstructionist - Ft Myers

RIRimkus logo
  • Full time
  • Engineering

Fort Myers +2

Full time

Details